RosettaCodeData/Task/Logical-operations/Verilog/logical-operations.v

13 lines
211 B
Coq
Raw Permalink Normal View History

2023-07-01 11:58:00 -04:00
module main;
integer a, b;
initial begin
a = 1; //true
b = 0; //false
$display(a && b); //AND
$display(a || b); //OR
$display(!a); //NOT
$finish ;
end
endmodule