Data commit

Lang/RISC-V-Assembly/00-LANG.txt

@@ -0,0 +1,4 @@
+{{language|RISC-V Assembly}}[https://riscv.org Risc-V] is an open source hardware instruction set architecture based on the principle of a '''R'''educed '''I'''nstruction '''S'''et '''C'''omputer. The project was started by the university of California, Berkeley in 2010. This site refers to the Risc-V assembly language. ([https://en.wikipedia.org/wiki/RISC-V#Software Wikipedia page]), Website: [https://riscv.org https://riscv.org].
+
+[[Category:Assembler language]]
+[[Category:Assembly]]

Lang/RISC-V-Assembly/00-META.yaml

@@ -0,0 +1,2 @@
+---
+from: http://rosettacode.org/wiki/Category:RISC-V_Assembly

Lang/RISC-V-Assembly/Ackermann-function

@@ -0,0 +1 @@
+../../Task/Ackermann-function/RISC-V-Assembly

Lang/RISC-V-Assembly/Hello-world-Text

@@ -0,0 +1 @@
+../../Task/Hello-world-Text/RISC-V-Assembly

Lang/RISC-V-Assembly/Substitution-cipher

@@ -0,0 +1 @@
+../../Task/Substitution-cipher/RISC-V-Assembly