Data commit
This commit is contained in:
parent
7387c8f97b
commit
cb5bb5e222
199093 changed files with 3378972 additions and 0 deletions
12
Task/Loops-N-plus-one-half/Verilog/loops-n-plus-one-half.v
Normal file
12
Task/Loops-N-plus-one-half/Verilog/loops-n-plus-one-half.v
Normal file
|
|
@ -0,0 +1,12 @@
|
|||
module main;
|
||||
integer i;
|
||||
|
||||
initial begin
|
||||
for(i = 1; i <= 10; i = i + 1) begin
|
||||
$write(i);
|
||||
if (i < 10 ) $write(", ");
|
||||
end
|
||||
$display("");
|
||||
$finish ;
|
||||
end
|
||||
endmodule
|
||||
Loading…
Add table
Add a link
Reference in a new issue