aparler/RosettaCodeData
1
0
Fork 0
Code Issues 12 Pull requests 3 Projects Releases Packages Wiki Activity Actions

Initial data commit

Browse source
This commit is contained in:
Ingy döt Net 2023-07-01 11:58:00 -04:00
parent 72d218235f
commit f23f22d71c
199087 changed files with 3378941 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
Task/Variable-size-Set/ARM-Assembly/variable-size-set-1.arm Normal file
View file

@ -0,0 +1,5 @@
.byte 0xFF
.align 4
.word 0xFFFF
.align 4
.long 0xFFFFFFFF

6
Task/Variable-size-Set/ARM-Assembly/variable-size-set-2.arm Normal file
View file

@ -0,0 +1,6 @@
main:
ADR r1,TestData ;load the address TestData
LDRB r0,[r1] ;loads 0x000000EF into r0 (assuming the CPU is operating as little-endian, otherwise it will load 0x000000DE)
BX LR
TestData:
.long 0xDEADBEEF