4 lines
44 B
Verilog
4 lines
44 B
Verilog
$stack puts
|
|
|
|
./args.v a b c
|
|
=[args.v a b c]
|
$stack puts
|
|
|
|
./args.v a b c
|
|
=[args.v a b c]
|