6 lines
89 B
Verilog
6 lines
89 B
Verilog
case( expr_booleana )
|
|
valor1: command1;
|
|
valor2: command2;
|
|
...
|
|
default: commandN;
|
|
endcase
|