6 lines
64 B
VHDL
6 lines
64 B
VHDL
entity dummy is
|
|
end;
|
|
|
|
architecture empty of dummy is
|
|
begin
|
|
end;
|