aparler/RosettaCodeData
1
0
Fork 0
Code Issues 12 Pull requests 3 Projects Releases Packages Wiki Activity Actions
RosettaCodeData/Task/Include-a-file/V-(Vlang)/include-a-file-1.v
Ingy döt Net 52a6ef48dd Data update
2024-10-16 18:07:41 -07:00

2 lines
33 B
Verilog
Raw Permalink Blame History

cd ~/code/modules
mkdir mymodule
Reference in a new issue View git blame Copy permalink