RosettaCodeData/Task/Loops-Downward-for/V/loops-downward-for.v
2023-07-01 13:44:08 -04:00

4 lines
33 B
Verilog

10
[0 >]
[dup puts pred]
while