aparler/RosettaCodeData
1
0
Fork 0
Code Issues 12 Pull requests 3 Projects Releases Packages Wiki Activity Actions
RosettaCodeData/Task/Empty-program/Verilog/empty-program.v
Ingy döt Net cb5bb5e222 Data commit
2023-07-01 11:58:00 -04:00

2 lines
23 B
Verilog
Raw Blame History

module main;
endmodule
Reference in a new issue View git blame Copy permalink