RosettaCodeData/Task/Loops-For/Verilog/loops-for.v

13 lines
191 B
Coq
Raw Permalink Normal View History

2023-07-01 11:58:00 -04:00
module main;
integer i, j;
initial begin
for(i = 1; i <= 5; i = i + 1) begin
for(j = 1; j <= i; j = j + 1) $write("*");
$display("");
end
$finish ;
end
endmodule