RosettaCodeData/Task/Empty-program/Verilog/empty-program.v

3 lines
23 B
Coq
Raw Permalink Normal View History

2023-07-01 11:58:00 -04:00
module main;
endmodule