RosettaCodeData/Task/Empty-program/Verilog/empty-program.v
2023-07-01 13:44:08 -04:00

2 lines
23 B
Verilog